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Programmable digital signal processors (PDSP) are microprocessors that 
are specialized to perfonn well in digital signal processing-intensive 
applications. A standard microprocessor can do most pDSP operations. 
However, the pDSP chip has better ability to perfonn number crunching 
algorithms simultaneously. 
The objective of this research is to design and implement a general-
purpose programmable DSP (Digital Signal Processor) core. The architecture 
of the pDSP core must be designed in such a way that parallel processing can be 
carried out and computational units can be integrated into the core with ease. In 
order to gain most benefit from the architecture, "Field Programmable Gate 
Array" (FPGA) technology can be used. FPGA technology is a technology, 
which gives the designer high flexibility in pDSP design. In order to fulfill the 
requirement of pDSP, "Very Long Instruction Word" (VLIW) architecture 
concept is used. Using, VHDL (Very-High-Speed-Integrated-Circuit Hardware 
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Description Language) as design tool has the advantage in optimizing the pDSP 
hardware requirement with ease where varying the size of units such as register 
files (RF), program sequencer (PS), data address generator (DAG), arithmetic 
logic unit (ALU), multiply-accumulator (MAC) and shifter can be done by 
changing the data width or bit values. This flexibility of changing the data 
width or bit values is suitable in VLIW architecture approach. 
Based on the functional verification, the designed pDSP is able to 
perform mathematical operations required in signal processing. The speed of 
the operation is dependent on the size of the datapath as well as the type of 
FPGA chips. It has been shown that changing the data width or bit values in the 
VHDL source code of the subsystem can easily change the subsystems' sizes. 
Thus, the time for redesign is significandy shorten. 
Based on the verification done on Programmable Logic Device (PLO) of 
MAX 7000s family, the operation can be executed in 40 MIPS (Million 
instructions per second). However, higher MIPS value can be achieved by 
using higher performance FPGAIPLO chip. Therefore, it is shown that VUW 
architecture concept is suitable for microprocessor architecture and the pDSP 
core is proven to be flexible in terms of size variation of the subsystems 
consequently the variation of the operation speed. 
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Pemproses isyarat digit bolehprogram merupakan pemprosesmikro yang 
khusus dibina bagi memproses isyarat digit secara intensif. Pada lazimnya, 
suatu pemprosesmikro biasa boleh melakukan kebanyakan operasi pemproses 
isyarat digit bolehprogram. Walau bagaimanapun. pemproses isyarat digit 
mempunyai Ic.eupayaan yang lebih baik untuk menjalankan banyak algoritma 
secara serentak. 
Objelc.tif penyelidikan ini adalah untuk merelc.abentuk satu pemproses 
isyarat digit bolehprogram (pDSP) yang umum. Senibina pDSP ini perlu 
direkabentuk agar pemprosesan secara selari boleh dijalankan dan unit 
pengiraan boleh digabunglc.an ke dalam "core" dengan mudahnya. Pen&,ounaan 
telc.nologi "Field Programmable Gate Array" (FPGA) boleh memaksimakan 
Icelebihan yang terdapat dalam senibina pDSP. Telc.nologi FPGA merupakan 
telc.nologi yang memberi pereka kebolehan mudahubah atau "flexibility" dalam 
senibina pDSP. Bagi memenuhi keperluan pDSP tersebut. konsep senibina 
iv 
"Very Long Instruction Word" (VLIW) digunakan. Dengan menggunakan 
"Very-High-Speed-Integrated-Circuit Hardware Description Language" 
(VHDL) sebagai alat rekabentuk, ia mempunyai kelebihan untuk 
memaksimakan keperluan perkakasan suatu pDSP dengan mUdahnya di mana 
dengan mengubah saiz unit-unit seperti fail pendaftar (RF), penurut program 
(PS), penjana alamat data (DAG), unit aritmetik logik (ALU), pendarab­
pengumpul (MAC) dan pepindah, dan ini boleh dilakukan dengan mengubah 
lebar data atau bilangan bit. Kelebihan untuk mengubah lebar data atau 
bilangan bit ini adalah sesuai menggunakan pendekatan senibina VLIW. 
Berpandukan pengesahan kefungsian sistem tersebut yang telah 
dijalankan. pDSP yang telah direlcabentulc berlcebolehan untulc melakulcan 
operasi Matematik seperti terdapat dalam pemprosesan isyarat. Kelajuan 
operasi ini bergantung pada saiz "datapath" dan juga jenis cip FPGA yang 
digunakan. Ia juga menunjukkan bahawa dengan mengubah lebar data atau 
bilangan bit dalam kod-kod VHDL bagi subsistem pDSP, ianya mampu 
menukar saiz subsistem tersebut dengan mUdahnya. Justeru itu, masa yang 
diperlukan untuk merekabentuk semula suatu pDSP boleh dipendekkan. 
Dengan menggunakan "Programmable Logic Device" (PLD) daripada 
keluarga MAX 7000s sebagai pengesahan kefungsian, satu operasi boleh 
terlaksana dalam 40 MIPS (Million instruction per second). Walau 
bagaimanapun. bilangan MIPS yang lebih tinggi boleh dicapai dengan 
menggunakan cip FPGAlPLD yang lebih berkemampuan untuk menghasilkan 
v 
prestasi yang lebih baik. Dengan itu, jelas ditunjukkan bahawa konsep senibina 
VLIW adalah sesuai bagi senibina pemprosesmikro dan pDSP "core" ini dan 
terbukti mempunyai sifat mudah diubahsuai dari segi perubahan saiz bagi 
subsistem mahupun perubahan bagi keJajuan operas ian. 
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With the introduction of new VLSI (Very Large Scale Integration) 
techniques, it is now possible to implement entire systems in a single chip. 
These new techniques and levels of integration allow the implementation of 
specialized processors, which optimizes towards specific application. During 
mid 1970's, Real-time Digital Signal Processing (RT-DSP) was an area whose 
requirements were not achievable. Obviously, the requirements for real-time 
digital signal processing are dependent of the application, but nomtally are large 
enough for state of the art general-purpose microprocessors. One of the 
proposed solutions, was the use of array processors, which achieved high 
perfomtance levels through parallelism of most Digital Signal Processing 
algorithm [Alers N. R. M., 1997]. 
In the early 19805, the first commercially successful DSP processors 
were introduced. With that, there had been dozens of new processors 
developed, offering system designers a vast array of choices. Today, DSPs are 
widely used in multimedia applications, modems, cellular phones and disk-drive 
controllers. 
1 
Digital Signal Processor 
Basically, a digital signal processor is a microprocessor that has been 
highly optimized for digital signal processing applications. A standard 
microprocessor can do most DSP operations. However, the DSP chip has better 
ability to perfonn number of algorithms in real time. In order to provide real­
time processing, most DSPs have the ability to perfonn a multiply-and­
accumulate (MAC) operation in a single instruction cycle. This MAC 
operation, probably the most often cited feature of a DSP is highly useful in 
many digital signal-processing applications such as digital filters, correlation 
and Fourier Transfonns [Jensen T. 0., Holm 1. S. and Baltzersen F., 1998]. 
For signal processing tasks with moderate demands on the throughput, a 
flexible hardware is desired that makes sequential processing of the subtasks 
possible. In tenns of flexibility, there are various categories: from a hardware 
structure controlled by few parameter line that allows a limited number of 
different functions to a configuration programmed in a higher language that can 
implement all algorithms practically. 
Few of the fundamentals of DSPs have changed since the development 
of the first DSP. The design of a nsp is affected by four factors: available 
technology, targeted DSP algorithms, architectural optimizations, and 
programming support. There is no doubt that technology is the driven force 
behind the improvements to digital signal processor [Alers N. R. M., 1997]. 
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Therefore a more flexible DSP should be introduced to overcome the limitations 
faced by the present DSP chips. 
The DSP core consists of three main parameterized functional units: 
program control unit (PCU), datapath and data address generator. All the three 
main units are able to access data memories through dedicated buses. The 
datapath that accommodate a MAC unit, a shifter and an ALU are able to 
execute all the core's data processing operations. Data address generator or 
DAG provides data addresses and postmodifies the index registers if necessary. 
The Program Control Unit or PCU, which consists of the execution control and 
the instruction address generator controls operation of all core units and 
additional off-core functional units. It usually obtains the program memory 
address from either the program counter or the immediate address [Kuulusa M., 
Nunni J., Takala 1., Ojala P. and Herranen H., 1997]. 
Programmaole D;gital Signal Processor (PDSP) and Field 
Programmable Gate Array (FPGA) 
Programmable Digital Signal Processors (PDSPs) are microprocessors 
that are specialized to perform well in digital signal processing-intensive 
applications. pDSPs are highly flexible because it can be reprogrammed. 
Typically a pDSP contains several functional units to process the signal stream. 
A designer encodes the algorithm into a program, which is executed by the 
pDSP and is limited to a theoretical maximum data rate based on the speed and 
the number of mUltipliers or accumulators in the device. Applications that 
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require several computations must be broken up into a sequential stream of 
computations. 
Programmable DSP chips are intrinsically limited in perfonnance. The 
more data sample to be processed, the more cycles are needed and the slower 
data is processed. One way to overcome this limitation is to use the Field 
Programmable Gate Arrays (FPGA) technology, a technology which gives 
designer a combination benefit of both gate array solution and the ease of pDSP 
design [Xilinx Inc., 1997]. 
A FPGA design starts with a circuit schematic or high-level design 
description. Gate Array technology offers the ability to do many things in 
parallel. A Gate Array is a custom chip that allows very specific 
implementations of digital circuits to be constructed. It is an open grid of sites, 
which can be occupied by logic cells selected from a library. A schematic 
diagram can be drawn and then automatic tools of the FPGA technology will 
place the components of the circuit into the Gate Array sites. 
Advantages of FPGAs include that parts of the design may be 
reprogrammed over and if there is a need to upgrade the design, what it needed 
is only reprogramming. FPGAs are pre-tested, which means that the traditional 
Gate Array design methodology requires costly manufacturing test suites unlike 
FPGAs. FPGAs are commodity part and therefore, production volume results 
in a lower per part cost. FPGAs can be dynamically reconfigured within the 
4 
system. Systems can be built adapting to changing conditions by altering the 
circuit configured within the FPGA. This re-configurable approach is popular 
since many systems need to perfonn several different functions [Xilinx Inc., 
1997] .. 
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Figure 1. 1 Gate Array design flow. 
An alternative to using a schematic for the design description is to use a 
Hardware Description Language (HDL). HDL is a high level description of 
circuit behavior. These higher level descriptions are easier to create and 
understand than schematics and it looks like programming language. Very High 
Speed Integrated Circuit (VHSIC) HDL or VHDL as it is commonly known 
supports the design, documentation and efficient simulation of hardware from 
the digital system level to the gate level. It is used to model digital hardware 
and the synthesized code can be used as input to hardware synthesis tool. 
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With the limitations faced by the present DSP chips, programmable DSP 
chips are introduced. However, there are still performance limitations in the 
pDSPs. Therefore, with the combination of both FPGA technology and the 
VHDL synthesized codes, one flexible pDSP can be designed which will 
compromise all the factors that affect the improvement of a DSP. 
Objectives 
The major objective of this research is to design and implement a 
general-purpose programmable DSP (PDSP) core using Very-High-Speed­
Integrated-Circuit Hardware Description Language or VHDL. The VHDL 
codes will be synthesized into the hardware tool, which is where the Field 
Programmable Gate Arrays (FPGA) technology will be used. With the 
combination of a general-purpose pDSP core designed using VHDL and 
implementation using FPGA technology, most of the limitations will be 
overcome. 
The pDSP core includes a hardware multiplier and an accumulator 
integrated into the main arithmetic processing units (datapath) of the processor. 
The hardware units include register files, program sequencer, data address 
generator (DAG) unit, arithmetic logic unit (ALU), and shifter unit. 
The pDSP must be designed in such a way that parallel processing can 
be exploited and computational units can be integrated into the core with ease. 
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The idea of this work is to utilize the concept of Very Long Instruction Word 
(VLIW) architecture into the pDSP architecture. The attraction of the VLIW 
architecture is the ability to execute multiple instructions per cycle. 
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